




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : H03M 13/27	A1	(11) International Publication Number: WO 00/35102 (43) International Publication Date: 15 June 2000 (15.06.00)
(21) International Application Number: PCT/KR99/00759 (22) International Filing Date: 10 December 1999 (10.12.99) (30) Priority Data: 1998/54131 10 December 1998 (10.12.98) KR (71) Applicant: SAMSUNG ELECTRONICS CO., LTD. (KR/KR); 416, Maetan-dong, Paldal-gu, Suwon-shi, Kyungki-do 442-370 (KR). (72) Inventor: KIM, Min-Goo; 263, Sohyon-dong, Puntang-gu, Songnam-shi, Kyonggi-do 463-050 (KR). (74) Agent: LEE, Koon-Joo; Mihwa Bldg. 110-2, Myon- gryun-dong 4-ga, Chongro-gu, Seoul 110-524 (KR).	(81) Designated States: AU, BR, CA, CN, IN, JP, RU, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the</i> <i>claims and to be republished in the event of the receipt of</i> <i>amendments.</i>	

(54) Title: INTERLEAVING / DEINTERLEAVING DEVICE AND METHOD FOR COMMUNICATION SYSTEM



(57) Abstract

A device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 1 to N and reading the stored bit symbols from the memory. The device comprises a look-up table for providing a first variable m and a second variable J satisfying the equation $N=2^m \times J$; and an address generator for generating a read address depending on the first and second variables m and J provided from the look-up table. The read address is determined by $2^m(K \bmod J) + \text{BRO}(K/J)$, where K ($0 \leq K \leq (N-1)$) denotes a reading sequence and BRO is a function for converting a binary value to a decimal value by bit reversing.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

INTERLEAVING/DEINTERLEAVING DEVICE AND METHOD FOR COMMUNICATION SYSTEM

5

BACKGROUND OF THE INVENTION

1. Field of the Invention

10

The present invention relates generally to a communication system, and in particular, to an interleaving/deinterleaving device and method for a radio communication system.

2. Description of the Related Art

15

20

Interleaving is typically used in mobile communications to increase the performance of an error correction code in a fading channel, and is intimately associated with decoding of a random error correction code. Particularly, an air interface for an IMT-2000 communication system requires a concrete method for implementing various interleaving techniques. In addition, the methods for interleaving have resulted in an increase in the reliability of digital communication systems, and in particular, have resulted in a performance improvement for existing and future digital communication systems alike.

25

30

The IMT-2000 standard provisionally recommends using a bit reverse interleaver for a channel interleaver. However, the forward link and the reverse link defined by the IMT-2000 standard have various types of logical channels, and the interleaver has various sizes. Therefore, in order to solve this variety requirement, there is required the increased memory capacity. For example, in a $N=3$ forward link transmission mode, there is used an interleaver of various sizes from 144 bits/frame to 36864 bits/frame. A brief description of the bit reversal interleaver will be made below.

35

FIG. 1 shows a permutation method of the bit reversal interleaver. Referring to FIG. 1, the bit reversal interleaver rearranges frame bits by exchanging bit positions

- 2 -

from the most significant bit (MSB) to the least significant bit (LSB), thereby to generate an interleaving address. This interleaving method has the following advantage. Since the interleaver is implemented using an enumeration function, it is simple to use the memory and it is easy to implement interleavers of various sizes. In addition, the bit positions of the permuted sequence are distributed at random in major locations. However, an interleaver having a size which cannot be expressed in terms of a power of 2 has a reduced memory efficiency. For example, to implement the 36864-bit interleaver, there is required a 64Kbit ($65536=2^{16}$) memory. Since the value 36864 is higher than 32Kbits ($32768=2^{15}$) an additional bit is needed to represent the number. Therefore, 28672 ($=65536-36864$) bits are unused in the memory, thereby causing a memory loss. In addition, even though the memory has a sufficient capacity, it is very difficult to implement a method for transmitting the symbols. Further, it is also difficult for the receiver to detect an accurate position of the received symbols. Finally, since various types of interleavers are used, it is necessary to store various interleaving rules in memory thereby requiring a controller (CPU) to have a high memory capacity as well.

The conventional interleaving method has the following disadvantages. First, in the existing interleaving method, the size of the interleaver cannot be expressed in terms of a power of 2, and the interleaver having the larger size is less memory efficient. That is, in most cases, the size of each logical channel is not expressed in terms of 2^m , therefore the interleaver has a large size when designing an interleaver for the IMT-2000 forward link. Therefore, it is ineffective to use the bit reversal interleaving method.

Second, in the existing interleaving method, it is necessary to store various interleaving rules according to the interleaver sizes in the controller (CPU or host) of the transceiver. Therefore, the host memory requires a separate storage in addition to an interleaver buffer.

Third, the interleaver/deinterleaver has a complex transmission scheme because invalid address should be removed when the interleaver size is set to 2^m to perform bit reversal interleaving. Further, the interleaver/deinterleaver has difficulty in synchronizing the symbols.

- 3 -

SUMMARY OF THE INVENTION

It is, therefore, an object of the present invention to provide an interleaving device and method for generating an address for various interleaver sizes using a single algorithm in a communication system.

It is another object of the present invention to provide an interleaving device and method for allowing an interleaver memory to use only a capacity corresponding to a frame size N in a communication system.

To achieve the above objects, there is provided a device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 0 to N-1 and reading the stored bit symbols from the memory. The device comprises a look-up table for providing a first variable m and a second variable J satisfying the equation $N=2^m \times J$; and an address generator for generating a read address depending on the first and second variables m and J provided from the look-up table. The read address is determined by $2^m(K \bmod J) + \text{BRO}(K/J)$, where K ($0 \leq K \leq (N-1)$) denotes a reading sequence and BRO is a function for converting a binary value to a decimal value by bit reversing.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings in which:

FIG. 1 is a diagram for explaining a permutation method of a bit reversal interleaver according to the prior art;

FIG. 2 is a block diagram of an interleaver according to an embodiment of the present invention; and

FIG. 3 is a block diagram of a deinterleaver according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A preferred embodiment of the present invention will be described herein

below with reference to the accompanying drawings. In the following description, well-known functions or constructions are not described in detail since they would obscure the invention in unnecessary detail.

5 An interleaver/deinterleaver according to an embodiment of the present invention permutes the sequence of input symbols using an interleaving/deinterleaving algorithm and then stores them in an output buffer in a new sequence. Therefore, the interleaver/deinterleaver proposed by the invention comprises three parts: an interleaver memory (input data buffer and output data buffer), an address generator,
10 and an existing counter.

FIG. 2 shows an interleaver according to an embodiment of the present invention. Referring to FIG. 2, an address generator 211 receives an interleaver size value N , a first variable m , a second variable J and a clock, to generate an interleaver
15 memory address for reading bit symbols sequentially stored in an interleaver memory 212. The interleaver memory 212 sequentially stores input bit symbols during a write mode of operation, and outputs the bit symbols according to the address provided from the address generator 211 during a read mode of operation. A counter 213 counts the input clock and provides the clock count value to the interleaver memory 212 as a
20 write address value.

As described above, the interleaver sequentially writes the input data during the write mode of operation, and outputs the data stored in the interleaver memory 212 according to the read address generated from the address generator 211.
25

Here, the address generator 211 generates the read address (i.e., interleaving address value) according to a partial bit reversal interleaving algorithm defined by Equation (1) below.

30 [Equation 1]

For a given K ($0 \leq K \leq (N-1)$)

$r = K \bmod J$;

$PUC = K / J$;

$s = BRO(PUC)$;

35 $ADDRESS_READ = r \times 2^m + s$

where 'K' denotes the sequence of output data bits and is referred to as a sequence number; 'm' denotes the number of consecutive zero (0) bits from the LSB to the MSB and is referred to as a first variable; and J denotes a value corresponding to a decimal value of the bits except the consecutive zero(0) bits (i.e. m) and is referred to as a second variable. Here, the interleaver size N is defined as $2^m \times J$.

A description will now be made regarding a method of generating the address for reading the input symbols sequentially written in the memory, with reference to Equation (1). Assume that the size of the interleaver is N. In Equation (1), K (=0,1,2, ..., N-1) indicates a reading sequence of the input data, and r, PUC, s indicate predetermined variables. Further, 'mod' and '/' indicate each modulo operation and divider operation for calculating the remainder and quotient, respectively. In addition, BRO(H) indicates a bit reversal function for converting 'H' to a binary value and then converting it to a decimal value by reverse ordering the binary value from the MSB to the LSB. Therefore, by using the function of Equation (1), the interleaver may calculate the read sequence index ADDRESS_READ corresponding to 'K' of the input data sequence and read the contents of the memory according to the read sequence index ADDRESS_READ. The first and second variables are determined by the interleaver size. Once the interleaver size N and the first and second variables are determined, the interleaver generates, depending on these values, a new addressing index ADDRESS_READ corresponding to each K according to the following algorithm, and reads the data from the interleaver memory 212 using the addressing index ADDRESS_READ.

A description will now be made regarding a method for determining the first and second variables from the frame size (or interleaver size) N. A predetermined interleaver size N is expressed as a binary value. Further, the number of consecutive '0' bits which continue from the LSB to the MSB is calculated and then defined as first variable m. Thereafter, the truncated bits other than the consecutive zero bits are assembled and converted to a decimal value. The converted decimal value is defined as the second variable J.

For example, when $N=576$, it can be converted to a binary value of $N=[10\ 0100\ 0000]_2$, so that $m=6$ and $J=(1001)_2=9$.

FIG. 3 shows a deinterleaver having a reverse operation of the above interleaver.

Referring to FIG. 3, an address generator 311 generates a deinterleaver memory address for performing a write mode of operation by receiving an interleaver size value N, a first variable m, a second variable J and a clock. Address generator 311 provides the generated deinterleaver memory address to a deinterleaver memory 312. The deinterleaver memory 312 stores input data according to the write address provided from the address generator 311 during a write mode of operation, and sequentially outputs the stored data during a read mode of operation. A counter 313 counts the input clock and provides the clock count value to the deinterleaver memory 312 as a read address value.

The deinterleaver has the same structure as the interleaver and has the reverse operation of the interleaver. That is, the deinterleaver is different from the interleaver in that input data is stored in the deinterleaver memory 312 using the algorithm of Equation (1) during the write mode of operation, and the data is sequentially read during the read mode of operation. That is, the deinterleaver stores the data in the original sequence during the write mode in order to restore the original sequence of the data transmitted from the transmitter.

For convenience, the description below will now be made with reference to the interleaver. The reference will be made to an embodiment which is applied to the IMT-2000 system being a further mobile communication system.

First, with reference to Table 1 below, a detailed description will be made regarding the interleaver size used in the forward link of the IMT-2000 system.

[Table 1]

	F-FCH (RS1)	F-FCH (RS2)	F-SCH (RS1)	F-SCH (RS2)	F-CCCH	F-SYNC CH	F-PCH	F-DCCCH
--	----------------	----------------	----------------	----------------	--------	--------------	-------	---------

- 7 -

72 (bit)								
144	O (5msec)	O (5msec)						O (5msec)
192						O (26.6msec)		
288								
384								
576	O	O	O	O	O		O	O (20msec)
1152		O	O	O				
2304			O	O				
4608			O	O				
9216			O	O				
18432			O	O				
36864			O	O				

where F-FCH stands for a forward fundamental channel, F-SCH for a forward supplemental channel, F-CCCH for a forward common control channel, F-SYNC CH for a forward sync channel, F-PCH for a forward paging channel, and F-DCCH for a forward dedicated control channel.

It is noted from Table 1 that in the IMT-2000 system, there are proposed 12 interleaver sizes (N=12) each applied to the forward logical channels as indicated by 'O'. For example, a forward fundamental channel F-FCH (for Rate Set 2) uses 144-bit, 576-bit and 1152-bit interleaver sizes, wherein a 5ms frame is used for the 144-bit interleaver size.

Shown in Table 2 below are the first variable m and the second variable J calculated for the interleaver sizes of Table 1.

[Table 2]

Interleaver Size (N)	Binary Value for N	J	m	Logical Channel
144	10010000	9(1001)	4	5msec/frame F-DCCH (5msec/frame) F-FCH/RS2 (5msec/frame)
192	1100000	3(0011)	5	F-SYNC CH (26.22msec/frame)
576	1001000000	9(1001)	6	F-PCH F-CCCH F-DCCH (20msec/frame) F-FCH/RS2 F-SCH/RS1
1152	10010000000	9(1001)	7	F-FCH/RS2 F-SCH
2304	100100000000	9(1001)	8	F-SCH
4608	1001000000000	9(1001)	9	F-SCH
9216	10010000000000	9(1001)	10	F-SCH
18432	100100000000000	9(1001)	11	F-SCH
36864	1001000000000000	9(1001)	12	F-SCH

With reference to Table 2, a description will be made regarding a method for calculating the first and second variables for the interleaver size of N=9216. First, the interleaver size 9216 can be expressed as a binary value of N= [10 0100 0000 0000]. For this binary value, the maximum number of consecutive zero (0) bits from the LSB to the MSB is calculated, and then the calculated value is defined as the first variable

- 9 -

m. Thereafter, the truncated bits other than the consecutive zero bits are assembled and converted to a decimal value ($1001=9_{(10)}$). This decimal is called the second variable J.

- 5 Tables 3 and 4 below show the write and read modes for N=576 interleaver, respectively, by way of example.

[Table 3]

1	2	3	4	5	6	7	8	9	10
11	12	13	14	15	16	17	18	19	20
21	22	23	24	25	26	27	28	29	30
31	32	33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48	49	50
51	52	53	54	55	56	57	58	59	60
61	62	63	64	65	66	67	68	69	70
71	72	73	74	75	76	77	78	79	80
81	82	83	84	85	86	87	88	89	90
91	92	93	94	95	96	97	98	99	100
.
.
.
541	542	543	544	545	546	547	548	549	550
551	552	553	554	555	556	557	558	559	560
561	562	563	564	565	566	567	568	569	570
571	572	573	574	575	576				

10

[Table 4]

1	65	129	193	257	321	385	449	513
33	97	161	225	289	353	417	481	545
17	81	145	209	273	337	401	465	529
49	113	177	241	305	369	433	497	561
9	73	137	201	265	329	393	457	521
41	105	169	233	297	361	425	489	553
25	89	153	217	281	345	409	473	537
57	121	185	249	313	377	441	505	569

- 10 -

5	69	133	197	261	325	389	453	517
.
.
16	80	144	208	272	336	400	464	528
48	112	176	240	304	368	432	496	560
32	96	160	224	288	352	416	480	544
64	128	192	256	320	384	448	512	576

In the write mode of operation, the input data bits are sequentially stored in the interleaver memory 212 from an address 000 to an address 574, as shown in Table 3. Next, in the read mode of operation, the data bits are output from the interleaver memory 212 using the read address generated from the address generator 211.

For example, which data bit will be a third output data bit ($k=2$) will be described with reference to Equation (1). First, for $N=576$, $m=6$ and $J=9$. Therefore, $r = 2 \bmod 9 = 2$, and $PUC = 2 / 9 = 0$. In addition, $s = BRO(0) = 0$. As a result, the finally calculated address $ADDRESS_READ = 2 \times 2^6 = 128$. In the write mode of the interleaver as shown in Table 4, the output address is expressed by 1 to N . That is, all output addresses are added by 1, respectively.

As described above, the invention has proposed an effective address generating method for various interleaver sizes which cannot be expressed in terms of a power of 2. This solves the low memory efficiency problem of the existing interleaver. In addition, it is possible to generate an address for various interleaver sizes using a single algorithm. Therefore, it is not necessary for the host (or CPU) to store separate interleaving rules for the respective interleaver sizes, thereby saving memory capacity. Furthermore, the interleaver memory uses only the capacity corresponding to the frame size N , thus increasing memory efficiency.

While the invention has been shown and described with reference to a certain preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

CLAIMS:

1. A method for sequentially storing N input bit symbols in a memory at an address from 1 to N and for reading the stored bit symbols from the memory, comprising the steps of:

providing a first variable m and a second variable J satisfying the equation $N=2^m \times J$; and

reading a Kth ($0 \leq K \leq (N-1)$) bit symbol at an address determined by

$$2^m(K \bmod J) + \text{BRO}(K/J)$$

where BRO is a function for converting a binary value to a decimal value by bit reversing.

2. The method as claimed in claim 1, wherein the first variable m indicates the number of consecutive zero (0) bits from the least significant bit (LSB), when the size N is expressed as a binary value.

3. The method as claimed in claim 1, wherein the second variable J indicates a decimal value corresponding to the truncated bits other than consecutive zero bits from the LSB, when the size N is expressed as a binary value.

4. A method for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 1 to N and reading the stored bit symbols from the memory, wherein a bit symbol is read at an address determined by the equation $2^m \times r + s$, wherein when the interleaver size N is expressed as a binary value, an integer equal to or smaller than the number of consecutive zero bits from the LSB is defined as a first variable m, a decimal value determined by converting a binary value corresponding to the truncated bits other than the consecutive zero bits is defined as a second variable J, a decimal value determined by expressing a quotient obtained by dividing a reading sequence K ($0 \leq K \leq (N-1)$) by the second variable J as a binary value, bit reversing said binary value and converting the bit-reversed binary value to said decimal value is defined as a fourth variable s, and a remainder determined by dividing the reading sequence K by the second variable J is defined as a third variable r.

5. A method for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 1 to N and reading the stored bit symbols from the memory, comprising the steps of:

5 defining, when N is expressed as a binary value, the number of consecutive zero bits from the LSB as a first variable m , and converting a binary value corresponding to the truncated bits other than the consecutive zero bits to a decimal value to define a second variable J ;

10 calculating a third variable r corresponding to a remainder obtained by dividing a reading sequence K by the second variable J ;

expressing a quotient obtained by dividing the reading sequence K by the second variable J as a binary value, bit-reversing said binary value and converting the bit-reversed binary value to a decimal value, so as to define said decimal value as a fourth variable s ; and

15 reading a bit symbol at an address determined by $2^m \times r + s$.

6. A device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 1 to N and reading a bit symbol stored at an address R from the memory, comprising:

20 a look-up table for providing a first variable m and a second variable J satisfying the equation $N=2^m \times J$; and

an address generator for generating a read address depending on the first and second variables m and J provided from the look-up table, the read address being determined by

$$2^m(K \bmod J) + BRO(K/J)$$

where K ($0 \leq K \leq (N-1)$) denotes a reading sequence, and BRO is a function for converting a binary value to a decimal value by bit reversing.

7. The device as claimed in claim 6, wherein the first variable m indicates the number of consecutive zero bits from the LSB, when N is expressed as a binary value.

8. The device as claimed in claim 6, wherein the second variable J

indicates a decimal value corresponding to the truncated bits other than consecutive zero bits from the LSB, when the size N is expressed as a binary value.

9. A device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 1 to N and reading the bit symbols from the memory, comprising:

a look-up table for providing a first variable m and a second variable J , wherein when N is expressed as a binary value, the first variable m indicates the number of consecutive zero bits from the LSB and the second variable J indicates a decimal value corresponding to the truncated bits other than consecutive zero bits from the LSB; and

an address generator for generating a read address determined by $2^m \times r + s$, where s is a decimal value determined by expressing a quotient obtained by dividing a reading sequence K ($0 \leq K \leq (N-1)$) by the second variable J as a binary value, bit reversing said binary value and converting the bit-reversed binary value to said decimal value, and r is a remainder determined by dividing the reading sequence K by the second variable J .

10. A device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 1 to N and reading the bit symbols from the memory, comprising:


a look-up table for providing a first variable m and a second variable J , wherein when N is expressed as a binary value, the first variable m indicates the number of consecutive zero bits from the LSB and the second variable J indicates a decimal value corresponding to the truncated bits other than consecutive zero bits from the LSB; and

an address generator for generating a read address depending on the first and second variables m and J provided from the look-up table, the read address being determined by

$$2^m(K \bmod J) + \text{BRO}(K/J)$$

where K ($0 \leq K \leq (N-1)$) denotes a reading sequence, and BRO is a function for converting a binary value to a decimal value by bit reversing.

FIG. 1



2/2




FIG. 2




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR 99/00759

A. CLASSIFICATION OF SUBJECT MATTER

IPC⁷: H 03 M 13/27

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC⁷: H 03 M 13/00 13/22 G 06 F 11/00 H 04 B 7/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5572532 A (M. Fimoff et al.) 05 November 1996 (05.11.96), totality.	1-10
A	US 5537420 A (Z. HUANG) 16 July 1996 (16.07.96), description.	1-10
A	US 4394642 A (R.J. CURRIE et al.) 19 July 1983 (19.07.83), description.	1-10

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

..A* document defining the general state of the art which is not considered to be of particular relevance

..E* earlier application or patent but published on or after the international filing date

..L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

..O* document referring to an oral disclosure, use, exhibition or other means

..P* document published prior to the international filing date but later than the priority date claimed

..T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

..X* document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

..Y* document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

..Z* document member of the same patent family

Date of the actual completion of the international search

18 February 2000 (18.02.00)

Date of mailing of the international search report

03 April 2000 (03.04.00)

Name and mailing address of the ISA/AT
 Austrian Patent Office
 Kohlmarkt 8-10; A-1014 Vienna
 Facsimile No. 1/53424/535

Authorized officer

Zugarek

Telephone No. 1/53424/383

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR 99/00759

Patent document cited in search report			Publication date	Patent family member(s)		Publication date	
US	A	5572532	05-11-1996	CN	A	1141101	22-01-1997
				EP	A1	737385	16-10-1996
				JP	T2	9507352	22-07-1997
				WO	A1	9518489	06-07-1995
US	A	5537420	16-07-1996	AU	A1	17849/95	09-11-1995
				AU	B2	683355	06-11-1997
				CA	AA	2148199	05-11-1995
				EP	A2	681373	08-11-1995
				EP	A3	681373	16-10-1996
				JP	A2	8065177	08-03-1996
				NO	A0	951715	03-05-1995
				NO	A	951715	06-11-1995
				none			
US	A	4394642	19-07-1983				